Email us for help
Loading...
Premium support
Log Out
Our Terms of Use and Privacy Policy have changed. We think you'll like them better this way.
Guests: Himanshu Bhatnagar, Executive Director, ASIC Design, Mindspeed Technologies
Host: Karen Bartleson, Sr. Director, Community Marketing, Synopsys
Verification is often considered the bottleneck in chip design. Himanshu talks about how to alleviate this bottleneck, what new methods are available for System-on-Chip, and what the EDA industry can do to simplify verification.